

# Contents

Preface	vii
1. Introduction	1
1.1 Single-Electron Effects	5
1.2 Early Observations of Single-Electron Effects	8
1.3 Basic Single-Electron Devices	12
1.3.1 Single-electron transistor.	13
1.3.2 Single-electron box	14
1.3.3 Multiple-tunnel junction	15
1.4 Scope of This Book	17
1.4.1 Introduction to subsequent chapters	18
2. Single-Electron Charging Effects	22
2.1 Introduction	22
2.2 Single Tunnel Junction	25
2.3 The Single-Electron Box.	28
2.3.1 The ‘critical charge’	29
2.3.2 Electrostatic energy changes	31
2.3.3 Energy diagram for the single-electron box.	36
2.4 The Single-Electron Transistor	37
2.4.1 Electrostatic energy changes	39
2.4.2 Tunnelling rates.	43
2.4.3 Offset charge	48
2.4.4 Calculation of $I$ - $V$ characteristics.	49
2.4.5 The Coulomb staircase	52
2.4.6 Energy band diagrams	56
2.5 Quantum Dots	59
2.5.1 Coulomb oscillations in quantum dots.	62
2.6 The Multiple-Tunnel Junction	64

3. Single-Electron Transistors in Silicon	72
3.1 Early Observations	72
3.2 SETs in Crystalline Silicon	75
3.2.1 SETs with lithographically defined islands	75
3.2.1.1 Etched islands.	76
3.2.1.2 Pattern-dependant oxidation	82
3.2.2 SETs using MOSFET structures	85
3.2.3 Crystalline silicon nanowire SETs	87
3.2.4 Room temperature Coulomb oscillations with large peak-to-valley ratio	91
3.2.5 Fabrication and characterization of nanowire SETs	93
3.2.5.1 Fabrication	94
3.2.5.2 Electrical characterization	97
3.3 Single-Electron Transistors in Nanocrystalline Silicon	101
3.3.1 Conduction in continuous nanocrystalline silicon films	103
3.3.2 Nanocrystalline silicon nanowire SETs	107
3.3.3 Point-contact nc-Si SET: Room temperature operation.	111
3.3.4 ‘Grain-boundary’ engineering	116
3.3.5 SETs using discrete silicon nanocrystals	117
3.3.6 Comparison with crystalline silicon SETs.	118
3.3.7 Electron coupling effects in nanocrystalline silicon	119
3.3.7.1 Electrostatic coupling effects	121
3.3.7.2 Electron wavefunction coupling effects.	122
3.4 Single-Electron Effects in Grown Si Nanowires and Nanochains.	124
4. Single-Electron Memory	130
4.1 Introduction	130
4.1.1 Multiple-tunnel junction memory.	132
4.2 MTJ Memories in Silicon.	136
4.2.1 The single-electron detector.	138
4.3 Single- and Few-Electron Memories with Floating Gates	140
4.4 Large-scale Integrated Single-Electron Memory in Nanocrystalline Silicon	146
4.5 Few-Electron Memory with Integrated SET/MOSFET	149
4.5.1 Silicon nanowire SETs for L-SEM application	151
4.5.1.1 Nanowire SET in crystalline silicon.	153
4.5.1.2 Nanowire SET in polycrystalline silicon	154
4.5.1.3 Potential for mass fabrication	155
4.5.2 Single-gate L-SEM	156
4.5.2.1 Single-gate L-SEM fabrication and characterization	159
4.5.3 Split-gate L-SEM	163

4.5.4	L-SEM $3 \times 3$ cell array . . . . .	167
4.5.4.1	Memory cell selection . . . . .	168
4.5.4.2	Temperature dependence of memory cell characteristics . . . . .	172
5.	Few-Electron Transfer Devices . . . . .	174
5.1	Introduction . . . . .	174
5.2	Single-Electron Turnstiles and Pumps . . . . .	175
5.2.1	Single-electron turnstile . . . . .	176
5.2.2	Single-electron pump . . . . .	179
5.2.3	Single-electron pump and turnstile using a semiconductor quantum dot . . . . .	181
5.3	Few-Electron Devices using MTJs. . . . .	184
5.3.1	Operation of single r.f. signal MTJ electron pump. . . . .	186
5.3.2	Single r.f. signal MTJ electron pumps in GaAs . . . . .	191
5.3.3	Single r.f. signal MTJ electron pumps in silicon . . . . .	193
5.3.3.1	Device fabrication and experimental Characteristics . . . . .	195
5.3.4	MTJ electron pump with multi-phase r.f. signals. . . . .	198
5.4	Single-Electron Transfer Devices in Silicon . . . . .	200
5.4.1	Single-electron transfer using a CCD . . . . .	201
5.4.2	SET/MOSFET single-electron pump and turnstile . . . . .	203
5.5	Metrological Applications . . . . .	206
6.	Single-Electron Logic Circuits . . . . .	209
6.1	Introduction . . . . .	209
6.2	Voltage State Logic . . . . .	210
6.2.1	SET inverter with resistive load . . . . .	211
6.2.2	Complementary SET inverter . . . . .	213
6.2.3	Complementary SET NAND and NOR gates . . . . .	219
6.2.4	Programmable SET logic . . . . .	222
6.2.5	Logic using SETs with multiple input terminals . . . . .	225
6.2.6	Effect of offset charge . . . . .	227
6.3	Charge State Logic . . . . .	228
6.3.1	Binary decision diagram logic . . . . .	229
6.3.1.1	Binary decision diagram logic: Basic logic gates . . . . .	231
6.3.1.2	Implementation of BDD logic circuits in GaAs. . . . .	237
6.3.2	Implementation of BDD logic circuits in silicon. . . . .	245
6.3.2.1	Two-way BDD switch using silicon nanowire SETs. . . . .	246

6.3.2.2 Extension to a ‘universal’ three-way switch . . . . .	250
6.4 Quantum Cellular Automaton Circuits. . . . .	252
6.5 Single-Electron Parametron . . . . .	258
Bibliography	261
<i>Index</i>	281