

Contents

Prologue	vii
Preface	ix
1 Fundamentals of Timing Simulation	1
1.1 Introduction	1
1.2 Circuit Simulation	5
1.3 Transistor-Level Simulation	10
1.3.1 Switch-level simulation	10
1.3.2 Advanced transistor-level simulators	12
1.4 Timing Gate Level Simulation	13
1.4.1 Delay models at gate level	16
1.4.1.1 Zero and unit delay models	16
1.4.1.2 Static delay models	16
1.4.1.3 Dynamics effects	17
1.4.2 The event-driven simulation technique	17
1.5 Summary and Tendencies	19
2 Delay Models: Evolution and Trends	23
2.1 Introduction	23
2.1.1 Deterministic delay models	23
2.1.2 Non-deterministic delay models	25
2.2 Deterministic Delay Model Types	26
2.2.1 Zero and unitary delay models	26
2.2.2 Assignable delay models	27
2.2.2.1 Static delay models	27

2.2.2.2	Example of static delay model parameter characterization	30
2.2.2.3	Dynamic delay models	33
2.3	State of the Art in Delay Models	35
2.3.1	Classification of the proposed delay models	35
2.3.2	Delay model performance	40
2.3.3	Evolution and trends in delay models	42
3	Degradation and Inertial Effects	47
3.1	Introduction	47
3.1.1	Degradation and inertial effects	47
3.2	Degradation Delay Model	50
3.2.1	Behaviour regions	51
3.2.2	Degradation modelling	53
3.2.3	Physical interpretation of the degradation parameters	56
3.2.4	Limits between behaviour regions	59
3.2.4.1	Limit between the normal propagation region and the degradation region	59
3.2.4.2	Limit between the filtering region and the degradation region	59
3.3	The Importance of the Degradation Effect	62
3.3.1	Maximum device operation frequency	64
3.3.2	Comparison with classical calculations and results	66
3.4	Inertial Effect	67
3.4.1	Inertial delay model failure	67
3.4.2	Inertial effect algorithm	71
3.4.3	Results	72
4	CMOS Inverter Degradation Delay Model	75
4.1	Introduction	75
4.2	Technological Parameters	76
4.3	Normal Propagation Delay	81
4.3.1	CMOS inverter transient response: regions of operation	82
4.3.1.1	Region I: overshoot	84
4.3.1.2	Region II: short-circuit	86
4.3.1.3	Region III: discharge	87
4.3.2	Actual response of the CMOS inverter	87

4.3.2.1	Step input response of the CMOS inverter	88
4.3.2.2	Limits between slow and fast input transitions	90
4.3.2.3	Critical transition time calculation	91
4.3.2.4	Delay calculation for fast input transitions	93
4.3.2.5	Delay calculation for slow input transitions	95
4.3.3	Output transition time calculation	96
4.4	Input-to-Output Coupling Capacitance Modelling	98
4.4.1	IOCC calculation for micron MOSFET's	99
4.4.2	IOCC calculation for submicron MOSFET's	102
4.4.2.1	Reduced IOCC estimation from SPICE model card	105
4.4.3	Comparison of IOCC models	105
4.4.4	IOCC modelling impact in the Inverter's timing characteristics	108
4.5	Modelling the Degradation Parameters	109
4.5.1	Modelling the first degradation parameter	111
4.5.2	Modelling the second degradation parameter	113
4.5.3	Ranges of interest for the external and internal parameters of the CMOS inverter	116
4.6	Obtaining the Value of Technological Parameters	118
4.6.1	Verification of the model for the first degradation parameter	118
4.6.2	Verification of the model for the second degradation parameter	122
4.7	Discussion	125
5	Gate-Level DDM	127
5.1	Introduction	127
5.2	DDM for Multi-Input Gates	130
5.2.1	Gate-level delay equations	131
5.2.1.1	Normal propagation delay	131
5.2.1.2	Degradation parameters	132
5.2.2	Gate-level degradation parameter multiplicity in multi-input gates	134
5.2.3	Exhaustive gate-level degradation model	136
5.3	Degradation Parameter Characterization Process	138
5.3.1	General degradation model validation	138
5.3.2	Gate-level degradation parameters extraction	140

5.3.2.1	Variation with the output load	141
5.3.2.2	Variation with the input transition time	142
5.3.3	Characterization process complexity	142
5.4	Analysis of Results	148
5.4.1	Characterization results	149
5.4.2	Simplified model	150
5.5	Simplified Model Equations	153
5.6	Simplified Model Characterization Process	155
5.6.1	Basic model	161
5.6.1.1	Basic model equations	163
5.6.1.2	Basic model characterization process	163
5.6.2	Error estimation for the propagation delay	165
5.6.2.1	Expressions for error propagation	166
5.6.2.2	Example of error propagation towards the propagation delay	169
5.7	Discussion of Results	174
5.8	Appendix: Calculation of Error Sensitivity in the Propagation Delay With Respect to the Degradation Parameter Error	176
5.8.1	Sensitivity of the propagation delay with respect to parameter τ	177
5.8.2	Sensitivity of the propagation delay with respect to T_0	178
5.8.3	Sensitivity of parameter τ with respect to A	178
5.8.4	Sensitivity of parameter τ with respect to B	178
5.8.5	Sensitivity of T_0 with respect to C	178
6	Logic Level Simulator Design and Implementation	181
6.1	Introduction	181
6.2	Object Oriented Methodologies: UML	183
6.2.1	UML introduction	183
6.2.2	UML representation	184
6.3	Global Analysis of HALOTIS	186
6.4	Analysis of Requirements	190
6.5	HALOTIS Design and Modelling	192
6.5.1	HALOTIS use case diagrams	192
6.5.2	Object models	194

6.6	HALOTIS Implementation	199
6.6.1	Implementation language and platform	199
6.6.2	Intermediate formats	199
6.6.3	Simulation core	200
6.6.4	HALOTIS tools	201
7	DDM Simulation Results	203
7.1	Introduction	203
7.2	Pulse Propagation	205
7.2.1	Isolated pulse	206
7.2.2	Train of equidistant pulses	208
7.3	Ring Oscillator Frequency	214
7.3.1	Simple oscillator	215
7.3.2	Oscillator with out-buffer	217
7.4	Metastable Behaviour	219
7.4.1	Simulation results	222
8	Accurate Measurement of the Switching Activity	227
8.1	Introduction	227
8.2	Selection of the Testing Environment	229
8.3	Measurement of the Switching Activity Based on DFWII	234
8.4	Measurement of the Switching Activity Based on HSPICE	237
8.5	Comparison between DFWII versus HSPICE Measurements	239
8.6	Accurate Measurement of the Switching Activity: A HALOTIS Application	244
8.7	Conclusions	249
	References	251
	Index	265